An InAlAs/InGaAs HEMT with an InAs-rich barrier spacer (In 0.52 Al 0.48 As) to reduce the parasitic resistance is reported. Devices were obtained with a source resistance of 170 V-mm. A 40 nm gate length In 0.7 Ga 0.3 As HEMT with L side ¼ 100 nm and t ins ¼ 10 nm shows excellent transconductance and subthreshold characteristics including g m ¼ 1.6 mS/mm, DIBL ¼ 122 mV/V and S ¼ 80 mV/ dec at V DS ¼ 0.5 V. In addition, this device exhibits an f T ¼ 530 GHz and f max ¼ 445 GHz at V DS ¼ 0.7 V. These excellent characteristics mainly arise from a reduction in the source resistance through the use of the InAs-rich InAlAs spacer.
Introduction: InP-based high electron transistors (HEMTs) have shown excellent high frequency performance including a current gain cutoff frequency f T of 644 GHz and a maximum oscillation frequency (f max ) of over 1 THz [1, 2] . The current bottleneck for further improvement in frequency response is the reduction in parasitic elements, among which the source and drain resistance are particularly important [3] . Studies on the source resistance of HEMTs suggest that the barrier resistance associated with the cap/barrier/channel heterointerface (R barrier ) constitutes its major portion [4, 5] . Recently, we reported a reduced source resistance of 147 V-mm by using dual Si delta doping in the InAlAs barrier and self-aligned ohmic contacts [6] . In this Letter, we explore a separate approach to reduce the source resistance and that is the use of an InAs-rich InAlAs barrier spacer layer. This is expected to lower the barrier resistance by reducing the conduction band discontinuity between the channel and the barrier. A possible trade-off of this approach is an increased gate leakage current. We show that appropriate design minimises this problem.
Experiments:
The epitaxial layer structure used in this work is similar to our previous report [1] except for the design of the InAlAs barrier above the channel and the channel itself. In the present design, the bottom 2 nm spacer of the barrier is made out of In 0.62 Al 0.48 As while the rest of the barrier has a lattice matched composition with 48% InAs. The total thickness of the barrier is 11 nm. As the channel, we used a single 10 nm-thick In 0.7 Ga 0.3 As layer. In an epi wafer with an identical heterostructure except for a simpler 10 nm InGaAs cap with 1 × 10 18 / cm 3 Si doping, the Hall mobility (m n,Hall ) and carrier density (n s ) were 9,740 cm 2 /V-s and 3.2 × 10 12 /cm 2 . This layer design is expected to result in lower barrier resistance because one of the energy spikes in the conduction band under the contact regions is eliminated. A potential trade-off is an increased gate leakage current due to the reduced conduction band discontinuity between channel and barrier. However, if the gate voltage is not too forward biased, the highest energy barrier under the gate is the Schottky barrier of the gate itself and this is unchanged in the present approach. As a result, the gate leakage current over the useful operating range is not expected to increase.
Device fabrication closely follows our previous device demonstrations [1] . We used an evaporated and lifted off Mo/Ti/Mo/Au metal system to achieve low contact resistance [6] , a two-step cap recess process and a T-shaped Ti/Pt/Au (20/20/300 nm) gate fabricated through a SiO 2 -assisted process with a stem height of 150 nm to minimise parasitic capacitance. We have fabricated devices with L g values in the range of 40 to 200 nm. The side-recess length (L side ) was set at about 100 nm to ensure optimum device performance included low OFF-state current and gate leakage characteristics. . As expected, the device exhibits gate-leakage current and OFF-state current just as good as devices with a lattice-matched barrier of a similar thickness [7] . Fig. 3 shows transconductance characteristics at V DS ¼ 0.5 V. The device with L g ¼ 40 nm exhibits a maximum transconductance of 1.6 S/mm. We have extracted the source resistance by means of the gate current injection technique [8] . The extracted R s is 170 V-mm. From TLM measurements, we have extracted a contact resistance to the heavilydoped cap of 30 V-mm. This is identical to a recent value obtained using the same ohmic technology in a different heterostructure [6] .
Microwave performance was characterised from 0.5 to 40 GHz. Onwafer open and short patterns were used to subtract pad capacitances and inductance from the measured device S-parameters. Our results compare well with earlier reports. Our R s improves on a previously reported best value of 232 V-mm in a similar heterostructure with a lattice matched barrier and L side ¼ 200 nm [7] . The lower R s reported here comes partly from the shorter L side but also from the new spacer design. This is particularly the case because the heterostructures in [7] include a 5 nm-thick InAs subchannel that confers the channel with an outstanding mobility (13200 cm 2 /V.s. A consequence of the reduced R s is an improved transconductance in L g ¼ 40 nm devices from 1.5 mS/mm in [7] to 1.6 mS/mm here. In terms of f T , the results also improve on those in [7] where an f T ¼ 390 GHz was obtained at V DS ¼ 0.5 V on L g ¼ 40 nm devices. 
